Techniques for implementing real-time CMAC calculation in silicon without adding latency to 20 Mbps bus arbitration.
I motori AES in pipeline autenticano payload CAN XL da 2048 byte in parallelo al calcolo CRC, abbattendo la latenza del 94% rispetto agli stack software.